EPM7032BLC44-7

2.5-V, programmable logic device, PLCC44, –33 to 50 mA, EPM7032BLC44-7, Altera

Rated 5 Rating 5 | reviews | Write a review

Price:: US $10.00~11.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $10.00~11.00

PartNumber:: EPM7032BLC44-7

Brand:: Altera Corporation - ALTR | Pack: PLCC | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Helen Li's store

(Hong Kong)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-03-14

From Other Seller

Part Number:EPM7032BLC44-7
US $10.00 - 11.00
ECA1HHG4R7

US $10.00 - 10.00 / Piece
(0) Remove
AT45DB161D-SU

US $1.50 - 3.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The EPM7032BLC44-7 is a High-performance 2.5-V CMOS EEPROM-based programmable logic device (PLD). Fabricated with advanced CMOS technology, the EEPROM-based EPM7032BLC44-7 operates with a 2.5-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 3.5 ns, and counter speeds up to 303.0 MHz. The EPM7032BLC44-7 provides programmable speed/power optimization Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power.

Parametrics

EPM7032BLC44-7 absolute maximum ratings: (1)VCCINT, Supply voltage: –0.5 to 3.6 V; (2)VCCIO, Supply voltage: –0.5 to 3.6 V; (3)VI, DC input voltage: –2.0 to 4.6 V; (4)IOUT, DC output current, per pin: –33 to 50 mA; (5)TSTG, Storage temperature No bias: –65 to 150℃; (6)TA, Ambient temperature Under bias: –65 to 135℃; (7)TJ, Junction temperature Under bias: –65 to 135℃.

Features

EPM7032BLC44-7 features: (1)MultiVoltTM I/O interface enabling device core to run at 2.5 V, while I/O pins are compatible with 3.3-V, 2.5-V, and 1.8-V logic levels; (2)Programmable power-saving mode for 50% or greater power reduction in each macrocell; (3)Fast input setup times provided by a dedicated path from I/O pin to macrocell registers; (4)Support for advanced I/O standards, including SSTL-2 and SSTL-3, and GTL+; (5)Bus-hold option on I/O pins; (6)PCI compatible; (7)Bus-friendly architecture including programmable slew-rate control; (8)Open-drain output option; (9)Programmable security bit for protection of proprietary designs; (10)Built-in boundary-scan test circuitry compliant with IEEE Std. 1149.1; (11)Supports hot-socketing operation; (12)Programmable ground pins.